



Computing with nanowires: A neural architecture

Supriyo Bandyopadhyay and Koray Karahaliloglu Dept. of Electrical & Computer Engineering Virginia Commonwealth University Richmond, VA 23284, USA



NSF-NIRT



Collaborators



- Vwani Roychowdhury UCLA
- David Janes Purdue
- Sina Balkir Univ. Nebraska
- Natale Janno Univ. Nebraska
- Frazer Williams Univ. Nebraska

- Kang Wang UCLA
- Pinaki Mazumder Univ. Michigan


- **❖**Sandipan Pramanik
- Sridhar Patibandla






The workhorse of modern electronics has been the celebrated MOSFET....

Production Transistors Smaller Than Virus






Si transistor in the 90nm logic technology node: currently in production

Influenza virus

Source: CDC

Courtesy: Suman Datta, Intel Corp.

Experimental 10nm Si MOS Transistor



10nm transistor still behaves like a transistor!

But barely... Gain < 1

Courtesy: Suman Datta, Intel Corp.

Silicon Transistor Scaling and Moore's Law will Continue through 2015 90nm Node 65nm Node 2003 P1264 45nm Node 2005 P1266 New materials 2007 32nm Node integrated 22nm Node onto Si 2009 2011 50nm Length 30nm 16 nm node 25 nm Prototype 2013 15nm L. = 10nm 11nm node 20nm Prototype 2015 15nm Prototype 10nm Prototype 5nm 7nm C-nanotubee New electronic malerials nano-Prototype 5nm Si-Nanowire technologies and nano-architecture Prototype introduced along the way



Prognosis



- Silicon CMOS perhaps augmented by CNT devices will probably continue till 2015
- ...But cost will likely balloon



Are there alternates?



- Discard the transistor paradigm...
- "Compute" with 2 terminal nanodevices such as quantum wires and quantum dots which are incomparably easier to fabricate
- 2-terminal devices will not have "gain" or "isolation between input and output terminals" so that Boolean logic will not appropriate
- Adopt radically different architectures... e.g. neural or CA
- Specially appropriate for nanoelectronics... Nanodevices are rather irreproducible and error-prone. Neural architectures work on the basis of collective computational models. Therefore, naturally faulttolerant.





First proposed in 1996:

V. P. Roychowdhury, D. B. Janes and S. Bandyopadhyay, IEEE T-ED, 43, 1688 (1996)


Review

S. Bandyopadhyay, V. P. Roychowdhury and D. B. Janes, "Chemically self assembled nanoelectronic computing networks" in Quantum Based Devices and Systems, Eds. M. Stroscio and M. Dutta, World Scientific, Singapore, (1998), Chapter 1.



A Self Assembled Nano-electronic Architecture: QNN








Essential ingredients




- A 2-D array of nanoparticles on a non-ohmic substrate whose I-V characteristic has a nonmonotonic non-linearity, e.g. an NDR.
- Each nanoparticle is resistively and capacitively linked to its nearest neighbor nanoparticles




A "bottom up" approach to electronics

VCU Quantum Dot Network Circuit Model





Dot pair circuit model



NDR piecewise model



What can this "bottom up" architecture do?





- Given the NDR characteristic, this architecture generates
 - The STM model of neural networks (associative memory)
 - Can do image processing with an unprecedented density of 10¹⁰ pixels/cm²
 - Can solve combinatorial optimization problems (exploiting single electron charging effects), e.g. the traveling salesman problem
 - Boolean logic circuits (NAND and NOR gates). V. P. Roychowdhury, D. B. Janes and S. Bandyopadhyay, Proc. IEEE, 85, 574 (1997).
 - Mimics biological systems... replicates the Fitzhugh-Nagumo model of impulse propagation along nerve cell membranes
 - Propagates trigger waves, etc.



Associative memory







$$C_{s1}dV_1/dt + J_{s1}(V_1) + C_{12}d(V_2-V_1)/dt + G_{12}(V_2-V_1) = 0$$

$$C_{s2}dV_2/dt + J_{s2}(V_2) + C_{12}d(V_1-V_2)/dt + G_{12}(V_1-V_2) = 0$$



Merits



- Applications are realized all by hardware.. Almost no software involved. Hence special purpose architectures and blazing fast.
- Very little power consumption.
 - Pentium IV dissipates ~ 100 W/cm² with a device density < 109/cm²</p>
 - QNN dissipates ~ 1-10 W/cm² with a device density of 10¹¹/cm²



Fabrication




Mediaeval

B eaker

E lectrochemistry










AFM Micrograph of 50-nm linked metal particles on NDR conductors







Yuantun Device Laboratory




Filling up the pores












Self Assembled Network









Two types of NDR










Nanoscale MIS diodes






- MIS diode
- Has a thyristor type characteristic with an S-type NDR



S-type NDR







Peak to valley ratio = 19:1at 300 K




Origin of S-type non-linearity











Circuit parameters




- So we have the NDR and can measure the peak current and the "slopes"
- What about
 - C_{si}
 - G_i
 - C_{ij}



C-V characteristics





Contact area is 1 mm²

Wire density is 10^{11} cm⁻², so that 10^9 wires are contacted


Capacitance per wire is 0.5 aF

N. Kouklin and S. Bandyopadhyay Technical Digest of ISCS, IEEE Press, pp. 303-308 (2000); See also, N. Kouklin, L. Menon and S. Bandyopadhyay, APL, <u>80</u>



Current voltage characteristics of few dots






Room temperature Coulomb blockade

N. Kouklin, L. Menon and S. Bandyopadhyay APL, <u>80</u>, 1649 (2002).



Characterization of the linking matrix





Measured resistivity of alumina = $160 \text{ k}\Omega\text{-cm}$


See, N. Kouklin, et. al. APL, 76, 460 (2000).

In collaboration with Kurchatov Institute, Moscow, Russia

VCU


Quantum Dot Network Circuit Model





Dot pair circuit model

Network Connectivity (Top view):



NDR piecewise model



Circuit parameters based on measured values



- Single dot : $R_{inter-dot} = 640 M\Omega$
- Single dot: C_{inter-dot} = 5 aF
- Single dot: C_{substrate} = 0.5 aF
- Single dot: Peak current = 1.5 nA

Superdot (1 pixel = 6400 dots):

$$R_{inter-superdot} = 8 M\Omega$$

- Superdot: C_{inter-superdot} = 4 fF
- Superdot: C_{substrate} = 3.2 fF
- Superdot: Peak current = 0.1 μA

Since a pixel edge should be 10 times the wavelength of light, a typical pixel will contain about 6400 dots. A cluster of 6400 dots is called a "superdot"



A Quantum Dot Image Processor: Edge detection enhancement





t=Onsec



t=0.03nsec



t=0.1nsec



t=0.5nsec

Very fast response time of < 1 nsec



A Quantum Dot Image Processor: Horizontal/vertical line detection



Horizontal line detection



t=Onsec



t=0.1nsec



t=1nsec

Vertical line detection



t=0.05nsec



t=1nsec

Very fast response time of 1 nsec





Propagation of trigger waves




Auto waves (1-Layer CNN)

Trigger Wave Formation










K. Karahaliloglu and S. Balkir, "Nanostructure Array of Coupled RTDs as Cellular Neural Networks," *International Journal of Circuit Theory and Applications*, Vol. 31, pp. 571-589, 2003.



Modifying NDR characteristics with infrared illumination





Modifying the NDR with illumination.. *Programming with light*

S. Bandyopadhyay, K. Karahaliloglu, S. Balkir, S. Pramanik Proc. IEE –CDS, <u>152</u>, 85 (2005)



Conclusion



- Locally interconnected.. Only nearest neighbor connection
- Massively fault tolerant (simulation shows that architecture can work even if 30% of the devices fail)
- Reproducibility is not necessary.
 Architecture is based on collective computational models, where the cooperative interactions of many devices, acting in unison, matters.

 No single device is critical. We do not have to strive against stochasticity

- Switching speed is 0.1 psec
- Power dissipation is 0.01 nW/device
- Integration density achievable with self assembly techniques approaches 1 trillion devices per sq-cm
- Far ahead of the SIA International Technology Roadmap for Semiconductors for the year 2015